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 
Abstract—Beam diagnostics is important to guarantee good 
quality of beam in particle accelerator. Both the electron and 
positron run in the tunnel in some modern electron positron 
colliders such as Circular Electron Positron Collider (CEPC) to 
be built and Beijing Electron Positron Collider II (BEPC II). To 
measure the electron and positron beams, picking up of these two 
different bunches in real time is of notable concern. Because the 
time interval between adjacent electron and positron bunches is 
quite small, for example, 6 ns in CEPC, high-speed switch 
electronics is required. This paper presents the prototype design 
of a high-speed radio frequency (RF) electronics that can pick up 
nanosecond positron–electron beam bunches with a switching 
time of less than 6 ns. Fast separation of electron and positron is 
achieved based on RF switches and precise delay adjustment of 
the controlling signals (~10 ps). Initial tests have been conducted 
in the laboratory to evaluate the performance of electronics; the 
results indicate that this circuit can successfully pick up the bunch 
signal within a time interval of 6 ns, which makes it possible to 
further measure the electron and position beams simultaneously. 
 
 
I. INTRODUCTION 
EAM diagnostics is important to guarantee good beam 
quality, for instance, beam phase, position measurement 
[1–5], or bunch-by-bunch feedback system [7–9]. In some 
modern colliders, electron–positron beams follow an orbit in 
the ring and are detected by the detector [10–14]; then, output 
signals from the detector are recorded as electron–positron 
bunches. Therefore, a picking-up electronics is needed for the 
data acquisition system, considering the electron and positron 
signals are separately processed and analyzed [17].  
A high-speed radio frequency (RF) switch electronics was 
designed to receive four channels of signal from the Beam 
Position Monitor (BPM) electrodes and one channel of 
LVPECL trigger pulse signal from the clock. Each BPM signal 
is detected as a nanosecond bipolar pulse. Then, each bipolar 
BPM signal is divided into two unipolar output signals for a 
positron beam bunch and an electron beam bunch, as shown in 
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Fig.1. The best moment of segmentation is marked by the rising 
edge of trigger pulse signal. Finally, the output should be four 
channels of positron sensing signals, four channels of electron 
sensing signals, and a channel of sensing strobe signal. 
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Fig.1 Principle of positron–electron beam bunches picking-up (1 channel) 
 
The pulse width is 1 ns, and the interval time between the 
electron–positron bunches is also in the nanosecond scale, for 
example, 6 ns in the Circular Electron Positron Collider (CEPC) 
[18] or even less for some colliders. This is a challenge for our 
design. 
II. HARDWARE DESIGN 
A. RF Switch Chips 
To divide the bipolar BPM signal into two unipolar signals, 
the basic idea is to apply high-speed RF switch chips. Three 
versions of RF switch chip were used in this study: 
HMC427LP3, HMC347C8, and HMC347ALP3 [19–21]. The 
parameters are shown in Table I.  
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Fig. 2 Functional diagram of RF switch chips. 
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TABLE I 
PARAMETERS OF THE RF SWITCHES 
Model Name Insertion Loss Isolation 
tRISE, tFALL 
(10%/90% RF) 
HMC347ALP3 1.6 dB @ 6 GHz 46 dB @ 6 GHz 3 ns @ 14 GHz 
HMC427LP3 1.2 dB @ 6 GHz 38 dB @ 6 GHz 2 ns @ 8 GHz 
HMC347C8 2.0 dB @ 6 GHz 40 dB @ 6 GHz 3 ns @ 8 GHz 
 
TABLE II 
TRUTH TABLE OF THE RF SWITCHES 
Control Input Signal Path State 
A B RFC to RF1 RFC to RF2 
High Low On Off 
Low High Off On 
 
The simulation of three RF switch chips was conducted. The 
simulation results are shown in Fig. 3 and Fig. 4.  
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Fig. 3 Insertion loss simulation result. 
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Fig. 4 Isolation simulation result. 
 
According to the simulation results, three RF switch chips 
have an insertion loss better than 2 dB and an isolation better 
than 35 dB, whereas the signal frequency is below 6 GHz. The 
simulation results indicate that all the RF switch chips satisfy 
the requirements; HMC347ALP3 chip has a better and more 
reliable performance. Then, three verification electronics with a 
similar structure but different chips were designed and tested to 
estimate the function and performance of RF switch chips. 
Based on the abovementioned comparative analysis, it is 
possible to achieve higher performances. The hardware design 
is shown is Fig. 5. 
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 Fig. 5 Design of RF switch circuit. 
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Fig. 6 Waveforms of signals in RF switch circuit. 
 
In the design of RF switch electronics, several difficulties 
were considered. First, both the trigger pulse and bipolar BPM 
signal are narrow. To reach the proper switching moment, it is 
necessary to apply a finely adjustable delay line part. Second, 
the switch circuit requires high speed and low jitter; therefore, 
the input trigger pulse is differential LVPECL signal. Then, the 
RF switch chips are controlled by two single-ended TTL 
signals unlike the differential LVPECL input. Therefore, not 
only is a level translator part is applied, but also the LVPECL 
trigger pulse is divided into two channels through a fan-out 
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circuit as well. The waveforms of signals in RF switch circuit 
have been shown in Fig. 6. 
C. Fanning-out and Stretching Part 
The fan-out chip is MC10EP11, a differential 1:2 fan-out 
buffer with a typical frequency of more than 3 GHz and a 
typical RMS clock jitter of 0.2 ps, satisfying the design 
requirement. 
According to the truth table of RF switch chip (shown in 
Table II), the best switching time is marked by the rising edge 
of trigger pulse. To be more specific, the switch circuit works 
normally when the trigger pulse is at a high level. Therefore, the 
controlling signals should be wide enough to cover the second 
half of the bunch. Because the trigger pulse is so narrow 
compared with the switching time, a stretching part was 
designed to guide the segmentation of BPM bipolar signal. 
The stretching circuit is designed based on a D flip-flop and a 
counter, as shown in Fig. 7. MC10/100EP51 is applied as a 
differential clock D flip−flop with a typical RMS 
cycle-to-cycle jitter of 0.2 ps and asynchronous reset.  
The counter used is MC100EP016A, which is a high-speed 
pre-settable, cascade-able, 8-bit binary counter having an 
asynchronous reset. It has the maximum counting frequency of 
1.5 GHz and the typical RMS clock random jitter of 2.6 ps. 
A 100 MHz crystal oscillator is connected to the counter to 
obtain clock signals. In order to output 100MHz LVPECL 
signals, SiT9121 is chosen, which has a frequency stability of 
±10 ppm. 
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Fig. 7 Schematic of the stretching circuit. 
 
The signal waveforms of the stretching part in time domain 
are shown in Fig. 8. After passing a fan out chip, the LVPECL 
trigger pulse is divided into two channels, and enters the CLK 
pin of the D flip-flop and the RST pin of the counter. The 
D-input of the D flip-flop is set to a fixed level of 2.3V. When 
the rising edge of the LVPECL trigger pulse enters the clock 
pin of the D flip-flop, the Q_DFF output becomes high. The 
output of Q5 pin is a square wave signal having a period of 640 
ns and is connected to the RST pin of the D flip-flop. Due to 
this reason, the Q_DFF output turns out as low as 320 ns. As a 
result, the trigger pulse is stretched into a square wave having a 
width of 320 ns. In order to keep the circuit responding 
normally to input, the Q6 pin is connected to the Count Enable 
Control Input pin \CE.  
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Fig. 8 Signal waveforms in time domain of the stretching part. 
 
D. Delay Line and Level Translator Part 
When the electron-positron beam bunches are being picked 
up, it should be guaranteed that the controlling signals and the 
center of the bipolar input beam signal reach the RF switch chip 
at the same time. Therefore, a delay line circuit is employed to 
adjust the optimal switching moment of the RF switch chip. 
Furthermore, considering the truth table of the RF switch chip, 
which requires differential TTL input to suppress the 
electromagnetic interference, the delay time of controlling 
signals must be adjustable to guarantee that the controlling 
signals are synchronized precisely. It should be noticed that 
even a minor misalignment will result in a reduced performance 
of the switch electronics.  
In this paper, the delay line is chosen to be SY89295U, 
which is a programmable delay line through a digital control 
signal. The delay line has the maximum operating frequency of 
1.5 GHz and the delay time Integral Non-Linearity (INL) of ±
10 ps.  
All RF switch chips work at TTL level. However, the trigger 
pulse is at the level of LVPECL for high speed and low jitter. In 
order to solve this discrepancy, a level conversion part is added 
to guarantee that it works precisely. 
III. TEST RESULTS 
A. Testing System Setup 
Initial testing has been conducted to evaluate the working 
condition and performance of the switch electronics. 
The testing system consists of an oscilloscope, a signal 
source, a DC power supply and an RF step attenuator. Fig. 9 
shows the experimental setup during testing in the laboratory 
environment. Both the bipolar signal and the trigger pulse are 
generated by programming the 81180A signal generator. 
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Fig.9 System under test. 
 
A series of tests are carried out to estimate the working 
condition of electronics. 
B. Performance Test Results 
1) Functionality Test  
Fig. 10 illustrates that the proposed switch electronics work 
properly at the switching time of 6 ns. The bipolar signal is 
successfully divided into two unipolar signals. 
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(b) 
Fig. 10 Waveforms at the switching time of 6 ns. The bipolar signal (a) is 
successfully divided into two unipolar output signals (b). 
 
In order to explore its functionality under higher speed, tests 
are conducted under the switching time of 3.6 ns. The results 
show that the proposed setup can meet the requirements, as 
shown in Fig. 11.  
Time(1 ns/div)
V
o
lt
a
ge
(1
60
m
V
/d
iv
)
 (a) 
Time(1 ns/div)
V
o
lt
a
ge
(1
00
m
V
/d
iv
)
  
(b) 
Fig.11 Waveforms at the switching time of 3.6 ns. The bipolar signal (a) is 
successfully divided into two unipolar output signals (b). 
 
In order to further explore the performance of proposed 
circuit, several performance parameters are measured. 
2) Insertion Loss Test  
Insertion loss describes the loss of signal power, which 
originates from the electronics. Given the input and output 
signals, the loss of signal power resulting from the switch 
electronics is calculated using Eq. (1). 
in
outlog20
V
V
ossInsertionL    (1) 
400 500 600 700 800 900 1000
Input Amplitude(mV)
-9
-8
-7
-6
-5
-4
-3
-2
-1
0
In
se
rt
io
n
 lo
s
s(
d
B
)
HMC347ALP3
HMC347C8
HMC427LP3
 
Fig.12 Insertion loss under the switching time of 6 ns. 
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Fig.13 Insertion loss under the switching time of 3.6 ns. 
 
When the RF switch is switching, the insertion loss is 
expected to be better than -2 dB. Fig. 12 and Fig. 13 suggest 
that the circuit has exceeded the expectation when switching 
time is set to be 6 ns. HMC347ALP3 performs well when the 
bipolar signal has a high amplitude, which is consistent with the 
simulation results. 
In order to explore its limit, the switching time is then set to 
be 3.6 ns. The results show that a particular version of the 
switch electronics has the potential to meet the higher speed 
working requirements. 
3) Isolation Test  
Isolation is a criterion describing how well the input and 
output ports are disconnected when the RF switch is not 
switching. When the network analyzer is put into use, the 
isolation of the switch can be conveniently measured. 
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Fig. 14 Isolation test in the frequency domain. 
 
Fig. 14 shows the results of isolation tests in the frequency 
domain. The results suggest that the isolation of RF switch 
electronics equipped with HMC347ALP3 and HMC427ALP3 
is better than -35 dB when the frequency is under 6 GHz. The 
test results are consistent with the simulation results. 
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Fig. 15 Isolation measurement results. 
 
Fig. 15 shows that the input and output ports are well 
disconnected when the RF switch electronics is in 
non-switching state. This guarantees the reliability of the 
proposed system.  
4) Delay Line Performance Test  
In order to synchronize the differential signal pair, the RF 
switch circuit employs delay line to precisely adjust the 
switching moment. When the TTL controlling signals are not 
precisely aligned, both the electron bunch and the positron 
bunch will be distorted. In order to explore this phenomenon, a 
series of tests have been conducted.  
The delay line circuit adopts dial switch to adjust the delay 
time. The calibration of the delay line circuit has been 
conducted, and the corresponding results are shown in Fig. 16.  
0 400 800 1200 1600 2000 2400 2800
delay set (ps)
0
400
800
1200
1600
2000
2400
2800
d
e
la
y
 t
e
s
te
d
 (
p
s)
 
Fig. 16 Calibration curve of the delay line circuit. 
 
As mentioned earlier, the waveform is closely related to the 
skew of the TTL controlling signals, which is described as the 
relative delay time. In this work, the ratio of amplitude of two 
unipolar signals (Vp/Vn) is used to describe the distortion of 
waveform. Then, the delay time of one of the TTL controlling 
signals is fixed. By adjusting the delay time of the other TTL 
controlling signal, the relationship between the Vp/Vn ratio and 
the relative delay time is explored. The delay time is calibrated 
with a step size of 10 ps for high precision. 
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Fig. 17 Relationship between the relative delay time and the signal amplitude 
ratio. 
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Fig. 18 Optimal relative delay adjustment under the switching time. 
 
As shown in Fig. 17, the waveform is least distorted when 
the Vp/Vn ratio is closest to unity. If the relative delay time is 
too high or too low, the waveform will be distorted to a certain 
extent. In order to reach the optimal relative delay time, a series 
of fine tuning attempts are made. The corresponding results are 
shown in Fig. 18. The optimal delay adjustment mentions that a 
relative delay time between 1881 ps and 1891 ps will lead to a 
low distortion. 
In the practical picking up of the beam bunches, however, 
not only should the two TTL controlling signals be precisely 
aligned, but the switching moment marked by the aligned TTL 
signals should be finely adjusted as well. In other words, both 
the relative delay time and the common delay time should be 
precisely set to reach the least distortion. To explore the impact 
of both factor on the Vp/Vn ratio, a series of test has been 
conducted. The results are shown in Fig. 19 and Fig. 20. 
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 Fig. 20 Relationship between the delay time and the signal amplitude ratio. 
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Fig. 21 Optimal delay adjustment under the switching time 
 
The results suggest that the relative delay time should be 
between 1206 ps and 1223 ps, and the common delay time 
should be between 1711 ps and 1722 ps to get least distortion. 
Through the adjustment of 10 ps step size, an error of 1% is 
achieved. 
IV. CONCLUSIONS 
High-speed RF switch electronics is designed for picking-up 
of electron-positron bunches. Initial test results have revealed 
that the circuit achieves a switching time of less than 6 ns, an 
insertion loss of better than -2 dB, and an isolation of -55 dB, 
which provide important foundations for further research in this 
field. Moreover, the switching moment can be precisely set by 
adjusting the delay time. The optimal delay adjustment with a 
step size of 10 ps has been conducted to reach an error of 1%. 
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